ON MC14517BDWR2G

64Последовательное преобразование в параллельное3 В ~ 18 В

Overview

The MC14517BDWR2G dual 64-bit static shift register consists of two identical, independent, 64-bit registers. Each register has separate clock and write enable inputs, as well as outputs at bits 16, 32, 48, and 64. Data at the data input is entered by clocking, regardless of the state of the write enable input. An output is disabled (open circuited) when the write enable input is high. During this time, data appearing at the data input as well as the 16-bit, 32-bit, and 48-bit taps may be entered into the device by application of a clock pulse. This feature permits the register to be loaded with 64 bits in 16 clock periods, and also permits bus logic to be used. This device is useful in time delay circuits, temporary memory storage circuits, and other serial shift register applications.

Features

Applications

• ROM Chips
• Flash Memory
• Cache memory in CPU
• Data Format Converters
• Data Processors
• Pseudo Random Pattern Generator
• Pulse Extenders
• Pattern Recognizers
• Interconnectors
• Counter